

PEGATRON CORPORATION


INTEL SKYLAKE-H CUP INTEL SKL PCH-H (HM-170)
GPU NVIDIA/N16E-GX GB3B-256


MU5DC/CH7DC
2020-10-12
(REV 2.0)

| | | | |
|----------------------------------|----------------------------------|-------------------|--|
| <Variant Name> | | Title : I2C MAP | |
| PEGATRON | | Engineer: Leon_Lu | |
| Pegatron Corp. | | | |
| Size A3 | Project Name MU5DC/CH7DC MAIN | Rev A00 | |
| Date: Monday, September 21, 2020 | Sheet 2 of A02 | | |


BOARD


Power On Sequence Diagram G3-S0 R0.1(non-Deep Sx)





Intel SharkBay and DSW supported






| NAME | TYPE |
|-------|--------------------|
| 01 | MODEM DEBATCH |
| 02 | MODEM DEBATCH/STOP |
| 03 | CMO INIT/END |
| 04 | CMO INIT/END |
| 05 | CMO INIT/END |
| 06 | CMO INIT/END |
| 07 | CMO INIT/END |
| 08 | CMO INIT/END |
| 09 | CMO INIT/END |
| 10 | CMO INIT/END |
| 11 | CMO INIT/END |
| 12 | CMO INIT/END |
| 13 | CMO INIT/END |
| 14 | CMO INIT/END |
| 15 | CMO INIT/END |
| 16 | CMO INIT/END |
| 17 | CMO INIT/END |
| 18 | CMO INIT/END |
| 19 | CMO INIT/END |
| 20 | CMO INIT/END |
| 21 | CMO INIT/END |
| 22 | CMO INIT/END |
| 23 | CMO INIT/END |
| 24 | CMO INIT/END |
| 25 | CMO INIT/END |
| 26 | CMO INIT/END |
| 27-28 | CMO INIT/END |
| 29 | CMO INIT/END |
| 30 | CMO INIT/END |
| 31 | CMO INIT/END |
| 32 | CMO INIT/END |
| 33 | CMO INIT/END |
| 34 | CMO INIT/END |
| 35 | CMO INIT/END |
| 36 | CMO INIT/END |
| 37 | CMO INIT/END |
| 38 | CMO INIT/END |
| 39 | CMO INIT/END |
| 40 | CMO INIT/END |
| 41 | CMO INIT/END |
| 42 | CMO INIT/END |
| 43 | CMO INIT/END |
| 44 | CMO INIT/END |
| 45 | CMO INIT/END |
| 46 | CMO INIT/END |
| 47 | CMO INIT/END |
| 48 | CMO INIT/END |
| 49 | CMO INIT/END |
| 50 | CMO INIT/END |
| 51 | CMO INIT/END |
| 52 | CMO INIT/END |
| 53 | CMO INIT/END |
| 54 | CMO INIT/END |
| 55 | CMO INIT/END |
| 56 | CMO INIT/END |
| 57 | CMO INIT/END |
| 58 | CMO INIT/END |
| 59 | CMO INIT/END |
| 60 | CMO INIT/END |
| 61 | CMO INIT/END |
| 62 | CMO INIT/END |
| 63 | CMO INIT/END |
| 64 | CMO INIT/END |
| 65 | CMO INIT/END |
| 66 | CMO INIT/END |
| 67 | CMO INIT/END |
| 68 | CMO INIT/END |
| 69 | CMO INIT/END |
| 70 | CMO INIT/END |
| 71 | CMO INIT/END |
| 72 | CMO INIT/END |
| 73 | CMO INIT/END |
| 74 | CMO INIT/END |
| 75 | CMO INIT/END |
| 76 | CMO INIT/END |
| 77 | CMO INIT/END |
| 78 | CMO INIT/END |
| 79 | CMO INIT/END |
| 80 | CMO INIT/END |
| 81 | CMO INIT/END |
| 82 | CMO INIT/END |
| 83 | CMO INIT/END |
| 84 | CMO INIT/END |
| 85 | CMO INIT/END |
| 86 | CMO INIT/END |
| 87 | CMO INIT/END |
| 88 | CMO INIT/END |
| 89 | CMO INIT/END |
| 90 | CMO INIT/END |
| 91 | CMO INIT/END |
| 92 | CMO INIT/END |
| 93 | CMO INIT/END |
| 94 | CMO INIT/END |
| 95 | CMO INIT/END |
| 96 | CMO INIT/END |
| 97 | CMO INIT/END |
| 98 | CMO INIT/END |
| 99 | CMO INIT/END |
| 100 | CMO INIT/END |

Note:
Default component footprint is
SMD 0402, Y5V, 5% type.
Difference footprint show on schematic. Property: BOM
I = Installed Part.
N = Not Installed Part.
*AOT = PHOTO Phase Only. VP = Virtual Part. NOBOM = Symbol only. VP = Virtual Part.

| I2C_Port | Module | DEVICE | 7-bit addr |
|----------------|------------------------|--------------|------------|
| I2C_0 | TOUCH PAD | | 0X2C |
| I2C_1 | TOUCH PANEL | | |
| SMBUS | DDR Channel A(CON1600) | | |
| | DDR Channel A(CON1601) | | |
| | DDR Channel B(CON1700) | | |
| | DDR Channel B(CON1701) | | |
| | Resistance Detector | SV3S700A | 0X73 |
| SMBUS0 (EC) | BATTERY | | 0X0B |
| | CHARGE IC | BQ24735RGRR | 0X09 |
| SMBUS1 (EC) | G-SENSOR | BMA250E | 0X1D |
| | THERMAL-SENSOR | G781P8F | 0X4C |
| | LED DRIVER | TLC59116IPWR | 0X68 |
| | GPU | N16E-GX | 0X4B |





FOR POWER TEST



| | | | |
|----------------------------------|--------------------------|-----------------------|------------|
| PEGATRON | | Title : USB CHARGE IC | |
| Pegatron Corp. | | Engineer: Shrek Tseng | |
| Size Custom | Project Name IPPSL-CD | | Rev A00 |
| Date: Monday, September 07, 2015 | | Sheet 93 | of 108 |

Power On Sequence





D

D

C


C

B

B

A

A




PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title : CPU_DDR4_B

Pegatron Corp. Engineer: Leon Lu

Size A3 Project Name MU5DC/CH7DC MAIN

Date: Monday, September 07, 2015 Sheet 3 of 100








D


C


B


A











CFG0: Configuration pin for automatic EQ and AUX interception; Internal pull down at ~150k Ω , 3.3V I/O.
L: default, automatic EQ enable & AUX interception enable
H: automatic EQ disable & AUX interception enable
M: automatic EQ disable & AUX interception disable, no pre-emphasis,

Configuration pin for auto test and input offset cancellation, 3.3V IO, internal pull up at ~150K
In Pin Control Mode,
H: default, auto CTS test disable & input offset cancellation enable
L: auto CTS test enable & input offset cancellation enable
M: auto CTS test disable & input offset cancellation disable
In I2C Control Mode,
H: default, AUX/DDC path is on
M: reserved
L: reserved

FEQ: programmable input equalization levels; Internal pull down at ~150k Ω , 3.3V I/O.
L: default, LEQ, compensate channel loss up to 12dB @ HBR2
H: HEQ, compensate channel loss up to 15dB @ HBR2
M: LLEQ, compensate channel loss up to 5dB @ HBR2

PEGATRON Title : THUNDERBOLT_HDMI redriver

Pegatron Corp.


Engineer: Leon_Lu


| | | |
|------|------------------|------|
| Size | Project Name | Rev |
| B | MUSDC/CH7DC MAIN | A1.0 |


Date: Monday, 3/2/2015

Sheet 13 of 108
















BOARD










NOTE:
PCH EDS 0.7



NOTE:
Lynx Point: USB2[0:13]
Sunrise Point PCH-H: USB2[1:14]




```

GPP_B22/GSPI1_MOSI
Offset 3410h:Bit 10
0: SPI
1: LPC

```

GSPI is not the same as SPI
It's used mainly for sensor



```

GSPI0_MOSI/GPP_B18
0 = Disable "No Reboot" mode.
1 = Enable "No Reboot" mode
(PCH will disable the TCO Timer system reboot
feature).
```

HP PCA spec request probe points

1. DRAM_RESET# used on DDR3L, DDR4. Not applicable to LPDDR3
2. Check PCA spec if we need isolation CKT
since DRAM_RESET# is changed from SHB processor to SKL PCH
assertion 3.Also be careful while changing push-pull to OD
4. PU 475ohm on Zumba Beach CRB 0.5


PCH_PWROK and VCCST_PWRGD have the same timing



NOTE:
SML[2:4] are
Server Only

NOTE:

CRB: 2.71Kohm
Refer to GND; NOT near switching noise; spacing 3x
Add a GND shield(Width>4 mils)
between XCLK_BIASREF and adjacent IO signals



NOTE:


RVP 10 CRB 0.5 use 30.1K ohm on RTCRST#

28 RTCRST#

NOTE:


Be careful on RTC crystal(routing and test point) on AiO
Instead of DIP to SMD if possible
Reduce trace length mismatch between RTCX1 & RTCX2
Do NOT route High Speed or GPIO(tie to header/connector) near X'tal region

CLOCK



NOTE:

Check 24MHz crystal spec



PEGATRON DT-MB RESTRICTEDSECRET

PEGATRON Title : PCH_CLOCK

Pegatron Corp. Engineer: Leon_Lu

Size Project Name


A3 MUSD/CH7DC MAIN

Date: Monday, July 07, 2015





Sheet 25 of 108

NOTE:
Add 2x 22uF(instead of 47uF) 0603 caps
on 3.3V/1.8V/1.0V plane at PCH
Check 22uF qty on power CKT


Check real I/O implementation to decide VccGPIO rail is 3.3V or 1.8V




| GPIO Group | Power Pins | Voltage |
|-----------------------------|-------------|--------------|
| Primary Well Group A(GPP_A) | VCCPGPPA | 1.8V or 3.3V |
| Primary Well Group B(GPP_B) | VCCPGPPBCH | 1.8V or 3.3V |
| Primary Well Group C(GPP_C) | VCCPGPPD | 1.8V or 3.3V |
| Primary Well Group D(GPP_D) | VCCPGPPEF | 1.8V or 3.3V |
| Primary Well Group E(GPP_E) | VCCPGPPG | 1.8V or 3.3V |
| Primary Well Group F(GPP_F) | VCCPRIM_3P3 | 3.3V |
| Primary Well Group G(GPP_G) | VCCDSW_3P3 | 3.3V |
| Primary Well Group H(GPP_H) | | |
| Primary Well Group I(GPP_I) | | |
| Deep Sleep Well Group(GPD) | | |




RTC




| | | | | | |
|----------------------------------|----------------------------------|--|-------------------|--|-------------|
| PEGATRON | | | Title : RTC | | |
| Pegatron Corp. | | | Engineer: Leon_Lu | | |
| Size A | Project Name MU5DC/CH7DC MAIN | | | | Rev A1.0 |
| Date: Monday, September 07, 2015 | | | Sheet 28 of 108 | | |



| MB Connector side(14pin) | |
|--------------------------|-----------------|
| 1 | GND |
| 2 | +5VS |
| 3 | +3VSUS |
| 4 | TP_BTN# |
| 5 | TP_LED_WITHE |
| 6 | TP_LED_RED |
| 7 | TP_P52_CLK |
| 8 | TP_P52_DAT |
| 9 | SMB_DATA_RESUME |
| 10 | SMB_CLK_RESUME |
| 11 | TP_ATTIN# |
| 12 | TP_SENSOR |
| 13 | TP_BL_EN |
| 14 | GND |



KB (Backlight)




NOTE:

Making use of WP* and HOLD* for Quad I/O support


L3300,C3300,C3301,C3302

Close to pin40




L3301, L3302

600Ohm/100mhz
If AVDDL/DVDDL comes from internal SWR: mount L3302;
If AVDDL/DVDDL comes from internal LDO: no mount L3302



SURGE



PEGATRON DT-MB RESTRICTED SECRET

<Variant Name>


PEGATRON Title : **RJ45 CONN.**

Pegatron Corp.

Engineer: **Leon_Lu**

| Size | Project Name | Rev |
|------|-------------------------------|------|
| A4 | MU5DC/CH7DC MAIN BOARD | A1.0 |


AUDIO AMPLIFIER



Output Gain Table

| R1 | R1 | R1 | R1 | Gain(Differential) |
|----|----|----|----|--------------------|
| NC | NC | 0 | 0 | 11dB |
| 0 | NC | NC | 0 | 14dB |
| NC | 0 | 0 | NC | 19dB |
| 0 | 0 | NC | NC | 25dB |

SPEAKER CONN.






The schematic diagram illustrates the HPS debug interface connections. It shows various components including resistors (R4410, R4411, R4409, R4412, R4413, R4414, R4415, R4416, R4417, R4418, R4419, R4422, R4423, R4404, R4405, R4406, R4420, R4421, R4402), capacitors (C4403, C4401, C4402), and signal lines for ITP_MODE, SPI_MOSI, PM_PWRBTH, H_CFG0, VRM_PWRGD, PLTRST_CPU#, SYS_RESET#, PCHXDP_FREQ_R#, H_PREQ#, H_PRDY#, H_CFG0, H_CFG1, H_CFG2, H_CFG3, H_BPM_NO, H_BPM_NI, CPU_PWD, CPU_VCC_OBS_CD, CPU_XDP_HOOK#, SPI_MOSI_VRM_PWRGD, SMB_DATA_MAIN, SMB_CLK_MAIN, PCH_TAG_TCK, and H_TCK. The diagram is divided into several sections labeled 'B build'.

NO TEST:

ITP_MODE is sourced from SPI_MOSI or VRM_PWRGD?
Check HOOK6 is sourced from ITP_MODE or PLTRST_CPU#?

NOTE:
XDP_PRESENT#(PIN 60) to enable +1V_ST for Sx debug purpose

Place SPI IO2 0 ohm near PCH



PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title : EDP/DMIC/TS/LGF

Engineer: **Leon Lu**


Size Project Name : **MUSDC/CH7DC MAIN**

Rev: **A1.0**

Monday, 10/10/2016 10:10:10 AM



Place those AC Caps near to HDMI connector.



PEGATRON DT-MB RESTRICTED/SECRET

PEGATRON Title : HDMIOUT



Engineer: Leon_Lu

Size: 1000x1000


Rev: 1

Sheet: 18 of 108


C build




SATA HDD




PCIE & SATA SSD



SATA ODD & 3' TH FAN



SATA SSD



STATUS#, FAULT#, ILIM_LO, ILIM_HI Voltage: -0.3 to 7v.
STATUS#, FAULT# Continuous output sink current:25mA.
ILIM_LO, ILIM_HI Continuous output source current: Internally limited.




Table 2. Truth Table

| CTL1 | CTL2 | CTL3 | ILIM_SEL | MODE | Current Limit Setting | Status Output | Notice |
|------|------|------|----------|----------|-----------------------|---------------|--|
| 0 | 1 | 0 | 0 | SDP1 | ILIM_LO | OFF | Data lines connected |
| 0 | 1 | 0 | 1 | SDP1 | ILIM_HI | OFF | |
| 0 | 1 | 1 | 0 | DCP_Auto | ILIM_LO | OFF | Data lines disconnected |
| 0 | 1 | 1 | 1 | DCP_Auto | ILIM_HI | DCP | Data lines disconnected Load Detect function active |

PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title : **USB CHARGE IC**

Pegatron Corp. Engineer: **Leon_Lu**

Size A4 Project Name **MU5DC/CH7DC MAIN BOARD** Rev A1.0



Date: Monday, September 7, 2015 Sheet 52 of 108

WLAN



+3P3V MINI1
Imax=2A /TDC=1.4A

Vdroop: $1.4A \times 65m\Omega = 91mV > 3.3 \times 0.95$




PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : NGFF_WLAN


Pegatron Corp. Engineer: Leon_Lu

Size A3 Project Name P5NCN/P7NCN MAIN BOARD Rev A1.0

Date: Monday, September 07, 2015 Sheet 53 of 108




| MB Connector side(26Pin) | |
|--------------------------|----------------|
| 1 | GND |
| 2 | MCK_BUTTON6 |
| 3 | MCK_LED_B |
| 4 | MCK_LED_G |
| 5 | MCK_LED_R |
| 6 | MCK_BUTTON5 |
| 7 | MCK_LED5 |
| 8 | MCK_BUTTON4 |
| 9 | MCK_LED4 |
| 10 | MCK_BUTTON3 |
| 11 | MCK_LED3 |
| 12 | MCK_BUTTON2 |
| 13 | MCK_LED2 |
| 14 | MCK_BUTTON1 |
| 15 | MCK_LED1 |
| 16 | PWRBTN# |
| 17 | PWR_LED |
| 18 | +3V3_PWR Board |
| 19 | +5V_PWR Board |
| 20 | +3VA_PWR Board |
| 21 | GND |
| 22 | CHG_LED_RED |
| 23 | CHG_LED_YELLOW |
| 24 | PCH_SATALED# |
| 25 | LID_SW# |
| 26 | GND |



<Variant Name>

| | | | |
|----------------------------------|--|-----------------------|--|
| PEGATRON | | Title : PWR BOARD CON | |
| Pegatron Corp. | | Engineer: Leon_Lu | |
| Size A | Project Name P5NCN/P7NCN MAIN BOARD | Rev A1.0 | |
| Date: Monday, September 07, 2015 | | Sheet 56 of 108 | |

G-sensor




<Variant Name>

PEGATRON Title : **G-sensor**


Pegatron Corp. **Engineer:** *Leon_Lu*

| | | |
|---|---|--------------------|
| Size A4 | Project Name P5NCN/P7NCN MAIN BOARD | Rev A1.0 |
| Date: Monday, September 07, 2015 | Sheet 58 of 108 | |



BATTERY CONNECTOR



AC IN CONNECTOR




| | | | |
|---|---|-------------------------------|--------------------|
| PEGATRON | | Title : BATT CON/AC IN | |
| Pegatron Corp. | | Engineer: Leon_Lu | |
| Size A | Project Name P5NCN/P7NCN MAIN BOARD | | Rev A1.0 |
| Date: Monday, September 07, 2015 | | Sheet 60 of 108 | |



| | ID2 | ID1 | ID0 |
|------------|-----|-----|-----|
| 1.0 | 0 | 0 | 0 |
| 1.1 | 0 | 0 | 1 |
| 1.2 | 0 | 0 | 1 |
| 1.3 | 0 | 1 | 0 |
| 1.4 | 0 | 1 | 1 |
| 1.5/1.6 | 1 | 0 | 0 |
| 1.5/1.6 C8 | 1 | 0 | 1 |
| 2 | 1 | 1 | 0 |


NPCT650





<Variant Name>


| | | | |
|---|---|-------------------------------|--|
| PEGATRON | | Title : TPM | |
| Pegatron Corp. | | Engineer: Leon_Lu | |
| Size A4 | Project Name P5NCN/P7NCN MAIN BOARD | Rev A1.0 | |
| Date: Monday, September 07, 2015 | | Sheet 62 of 108 | |











Power/Decoupling: +NVVDD, 3V3_NV, GRND, and C₁, C₂, and C₃













+5V0 & +5V0 POWER SUPPLY








1.5V POWER SUPPLY




| | | | |
|---|---------------------------------|------------------------------|---------------|
| PEGATRON | | Title : USB CHARGE IC | |
| Pegatron Corp. | | Engineer: Shrek_Tseng | |
| Size B | Project Name IPPSL-CD | Rev A00 | |
| Date: Monday, September 07, 2015 | | Sheet 84 | of 108 |

VGA_COTN POWER SUPPLY



BATTERY CHARGER





| | |
|-------------------------------------|-------------------------------------|
| Charger Vendor | TI |
| Charger P/N | BQ24735RGRR |
| Support Hybrid Boost? | YES |
| Adapter capacity | 180W |
| Active/Release Point (Hybrid Boost) | Active - 163.7W Release - 142.3W |
| Enable condition | RSOC>40% |
| Disable condition | RSOC<30% |

| PEGATRON Title : USB CHARGE IC | | | |
|----------------------------------|--------------|-----------------------|-----------|
| Pegatron Corp. | | Engineer: Shrek Tseng | |
| Size | Project Name | IPPSL-CD | Rev |
| Custom | | | A00 |
| Date: Monday, September 07, 2015 | | Sheet | 88 of 108 |



SUSB#_PWR POWER

SUSC#_PWR POWER




SUSB#_PWR POWER Control


DSC_VGA_PWR POWER Control



SUSC#_PWR POWER Control





EE still need a charge pump circuit for control usage




| PEGATRON Title : USB CHARGE IC | | | |
|----------------------------------|--------------|-----------------------|-----|
| Pegatron Corp. | | Engineer: Shrek_Tseng | |
| Size | Project Name | IPPSL-CD | Rev |
| Custom | | | A00 |
| Date: Monday, September 07, 2015 | | Sheet 91 of 108 | |

POWER GOOD DETECTOR



| | | | |
|---|--------------|-------------------------------|--|
| PEGATRON | | Title : USB CHARGE IC | |
| Pegatron Corp. | | Engineer: Shrek_Tseng | |
| Size | Project Name | Rev | |
| Custom | | IPPSL-CD | |
| Date: Monday, September 07, 2015 | | Sheet 92 of 108 | |

+2.5v POWER SUPPLY






| | | | |
|----------------------------------|---------------------------------|------------------------------|--|
| PEGATRON | | Title : USB CHARGE IC | |
| Pegatron Corp. | | Engineer: Shrek Tseng | |
| Size Custom | Project Name IPPSL-CD | Rev A00 | |
| Date: Monday, September 07, 2015 | | Sheet 95 of 108 | |


0.184A
+AC_BAT_SYS




$$V_{Ref} = 0.6V \pm 1\%$$



10mA




Portrait Microphone 1 - Left Channel





<Variant Name>

| | | | |
|----------------------------------|--|-------------------------------|------------|
| PEGATRON | | Title : D-MIC L BOARD. | |
| Pegatron Corp. | | Engineer: Aliens_Hsu | |
| Size A | Project Name IP5NCN/P7NCN DB | | Rev A00 |
| Date: Monday, September 07, 2015 | | Sheet 105 of 108 | |







<Variant Name>

| | | | |
|---|--|--------------------------------|-------------------|
| PEGATRON | | Title : D-MIC R BOARD. | |
| Pegatron Corp. | | Engineer: Aliens_Hsu | |
| Size A | Project Name IP5NCN/P7NCN DB | | Rev A00 |
| Date: Monday, September 07, 2015 | | Sheet 106 of 108 | |




Macor Key to power Board













<Variant Name>

| | | | |
|---|--|--------------------------------|-------------------|
| PEGATRON | | Title : POWER BOARD. | |
| Pegatron Corp. | | Engineer: Aliens_Hsu | |
| Size B | Project Name IP5NCN/P7NCN DB | | Rev A00 |
| Date: Monday, September 07, 2015 | | Sheet 107 of 108 | |




NV GPU POWER DISCHARGE






Need to check SODIMM DDR4 Termination Cap.



- NOTE:**
Place those cap close to CH A DIMM
- NOTE:**
Place those cap close to CH B DIMM
- NOTE:**
Place those cap close to CH A DIMM
- NOTE:**
Place those cap close to CH B DIMM



DDR4 SODIMM Power Plane Decoupling

| Memory Configuration | Power Domain | Decoupling Location | Qty x μ F (size) | Note |
|-----------------------------------|--------------|--|-----------------------|------|
| DDR4 2 Channels SODIMM 1DPC | VDDQ | 4 near each side of the DIMM connector close to VDD pins | 16x 10 μ F (0603) | |
| | | 4 near each side of the DIMM connector close to VDD pins | 16x 1 μ F (0402) | |
| | | 1 placeholder | 1x 330 μ F (7343) | |
| | VTT | Place these caps on the VTT plane close to SODIMM | 1x 10 μ F (0603) | |
| | | Placeholder | 1x 10 μ F (0603) | |
| | | Place these caps on the VTT plane close to SODIMM | 4x 1 μ F (0402) | |
| | VPP | DRAM Side | 2x 10 μ F (0603) | |
| | | DRAM Side | 2x 1 μ F (0402) | |
| | VDDSPD | Place close to DIMM | 1x 0.1 μ F (0402) | |
| | | Place close to DIMM | 1x 22 μ F (0402) | |

| Intel Haswell CPU | | | |
|-------------------|-------------|---------|-------------|
| | I (max) (A) | TDC (A) | Wattage (W) |
| +VCCORE | 85 | 27 | 47 |
| +1P35V_DUAL | 4.2 | 2.94 | 5.67 |
| | | | |
| | | | |

| Intel PCH - Lynx Point HM87 | | | |
|-----------------------------|-------------|---------|-------------|
| | I (max) (A) | TDC (A) | Wattage (W) |
| +3P3V | 0.202 | 0.141 | 0.67 |
| +3P3VSB | 0.293 | 0.205 | 0.97 |
| +3VA | 0.015 | 0.011 | 0.05 |
| +1P5V | 0.253 | 0.177 | 0.38 |
| +1P05V_PCIE | 5.921 | 4.1447 | 6.22 |
| | | | |
| | | | |
| | | | |

| AMD GPU - SUN-XT (64bit) | | | |
|--------------------------|-------------|---------|-------------|
| | I (max) (A) | TDC (A) | Wattage (W) |
| +VDDC (1.125V) | 37.5 | 25 | 49.19 |
| +VDDCI (0.95V) | 9 | 6 | 8.55 |
| +3P3V_GPU | 0.086 | 0.06 | 0.283 |
| +1P8V_M00K | 0.53 | 0.35 | 0.954 |
| +1P35V_GPU | 1.5 | 1 | 2.025 |
| +0P95V_GPU | 6.03 | 4.02 | 5.73 |
| | | | |
| | | | |

| GDDR5 - 2GB | | | |
|-------------|-------------|---------|-------------|
| | I (max) (A) | TDC (A) | Wattage (W) |
| +1P35V_GPU | 5.43 | 3.8 | 7.33 |
| | | | |

| SO - DIMM x 2 (DDR3L) | | | |
|-----------------------|-------------|---------|-------------|
| | I (max) (A) | TDC (A) | Wattage (W) |
| +1P35V_DUAL | 5.12 | 3.584 | 6.912 |
| +VTT_DDR | 1.43 | 1 | 0.97 |

| Scalar - MSTAR TSUM88BDC2-1 | | | |
|-----------------------------|-------------|---------|-------------|
| | I (max) (A) | TDC (A) | Wattage (W) |
| +3P3V | 0.5 | 0.35 | 1.65 |
| +1P26V | 0.5 | 0.35 | 0.6 |

| LOM - Realtek RTL8151GD | | | |
|-------------------------|-------------|---------|-------------|
| | I (max) (A) | TDC (A) | Wattage (W) |
| +3P3VSB | 0.1 | 0.07 | 0.33 |

| Audio - Realtek ALC861-CG | | | |
|---------------------------|-------------|---------|-------------|
| | I (max) (A) | TDC (A) | Wattage (W) |
| +3P3V | 0.071 | 0.05 | 0.236 |
| +5VSB | 0.5 | 0.35 | 2.5 |

| Audio AMP - TPA3110D2PWPR | | | |
|---------------------------|-------------|---------|-------------|
| | I (max) (A) | TDC (A) | Wattage (W) |
| +1P9V | 0.58 | 0.404 | 11.97 |

| SIO - Fintek F71808AU | | | |
|-----------------------|-------------|---------|-------------|
| | I (max) (A) | TDC (A) | Wattage (W) |
| +3P3V | 0.011 | 0.008 | 0.38 |
| +3P3VSB | 0.0014 | 0.001 | 0.005 |
| +5VA | 0.0014 | 0.001 | 0.005 |

| Card Reader - Realtek RT85209-GR | | | |
|----------------------------------|-------------|---------|-------------|
| | I (max) (A) | TDC (A) | Wattage (W) |
| +3P3V | 1.71 | 1.2 | 5.66 |

| SATA 3.0 (1-Port for 2.5" HDD) | | | |
|--------------------------------|-------------|---------|-------------|
| | I (max) (A) | TDC (A) | Wattage (W) |
| +5V | 1.57 | 1.1 | 7.86 |

| mini PCIE (Half card) | | | |
|-----------------------|-------------|---------|-------------|
| | I (max) (A) | TDC (A) | Wattage (W) |
| +1P5V | 0.5 | 0.375 | 0.5 |
| +3P3VSB | 2.75 | 1.1 | 9.075 |

| mini PCIE (Full card) | | | |
|-----------------------|-------------|---------|-------------|
| | I (max) (A) | TDC (A) | Wattage (W) |
| +1P5V | 0.5 | 0.375 | 0.5 |
| +3P3VSB | 2.75 | 1.1 | 9.075 |

| USB3.0 (6-Ports) | | | |
|--------------------|-------------|---------|-------------|
| | I (max) (A) | TDC (A) | Wattage (W) |
| +5V_DUAL | 5.4 | 3.78 | 27 |

| Webcam | | | |
|--------|-------------|---------|-------------|
| | I (max) (A) | TDC (A) | Wattage (W) |
| +3P3V | 0.323 | 0.226 | 1.065 |

| Touch | | | |
|----------|-------------|---------|-------------|
| | I (max) (A) | TDC (A) | Wattage (W) |
| +5V_DUAL | 1.57 | 1.1 | 7.86 |

| HDMI | | | |
|------|-------------|---------|-------------|
| | I (max) (A) | TDC (A) | Wattage (W) |
| +5V | 0.055 | 0.039 | 0.275 |

| Electro FAU Technical | | | |
|-----------------------|-------------|---------|-------------|
| | I (max) (A) | TDC (A) | Wattage (W) |
| +5V | 0.5 | 0.35 | 2.5 |

| SPI | | | |
|-------|-------------|---------|-------------|
| | I (max) (A) | TDC (A) | Wattage (W) |
| +3P3V | 0.03 | 0.03 | 0.099 |

| PANEL | | | |
|----------|-------------|---------|-------------|
| | I (max) (A) | TDC (A) | Wattage (W) |
| +1P9V_BL | 2.1 | 1.47 | 39.9 |
| +5V_LCD | 1.1 | 0.8 | 0.5 |

ElectroXTechnical

~~SECRET~~ PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : CHANGE HISTORY

Regation Corp. Engineer: Steven Chen

| Size | Project Name |
|------|--------------|
|------|--------------|

IMPLP-MS

Date: Monday, September 07, 2010 Time: 10:11
